

Arbadell CPU Control State Machine

Shane Avery

November 21, 2002

at reset do the following:

```
state<=0;rw<=1'bz;oe<=1'bz;wake<=1;ioaddr<=0;inc<=0;ld3<=0;  
ld0<=0;s0<=0;s1<=0;ld1<=0;ld2<=0;pop<=0;push<=0;highz<=0;  
s2<=0;ld4<=0;intbit<=0;ie0<=0;ie1<=0;first<=0;addr<=0;
```











